# Test Bank for Computer Organization and Architecture 9th Edition by William StallingsISBN 013293633X 9780132936330

## Full link download: Test Bank:

https://testbankpack.com/p/test-bank-for-computerorganization-and-architecture-9th-edition-by-william-stallingsisbn-013293633x-9780132936330/

### **Solution Manual:**

https://testbankpack.com/p/solution-manual-for-computerorganization-and-architecture-9th-edition-by-william-stallingsisbn-013293633x-9780132936330/

#### CHAPTER 3: A TOP-LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION

#### TRUE OR FALSE

T	F	1. At a top level, a computer consists of CPU, memory, and I/O components.
Т	F	2. The basic function of a computer is to execute programs.
T	F	3. Program execution consists of repeating the process of instruction fetch and instruction execution.
Т	F	4. Interrupts do not improve processing efficiency.
Т	F	5. An I/O module cannot exchange data directly with the processor.
T	F	6. A key characteristic of a bus is that it is not a shared transmission medium.
T	F	7. Computer systems contain a number of different buses that provide pathways between components at various levels of the computer system hierarchy.
T	F	8. In general, the more devices attached to the bus, the greater the

bus length and hence the greater the propagation delay.

T F 9. It is not possible to connect I/O controllers directly onto the system bus.

- T F 10. The method of using the same lines for multiple purposes is known as *time multiplexing*.
- T F 11. Timing refers to the way in which events are coordinated on the bus.
- T F 12. With asynchronous timing the occurrence of events on the bus is determined by a clock.
- T F 13. Because all devices on a synchronous bus are tied to a fixed clock rate, the system cannot take advantage of advances in device performance.

Т	F 14. The unit of transf at the physical la	fer at the link layer is a <i>phit</i> and the unit transfer eyer is a <i>flit.</i>
Т		nt for PCIe is high capacity to support the needs te I/O devices such as Gigabit Ethernet.
MUI	LTIPLE CHOICE	
1.		computer designs are based on concepts e Institute for Advanced Studies, Princeton.
	A. John Maulchy	B. John von Neumann
	C. Herman Hollerith	D. John Eckert
2.	The von Neumann architect	ure is based on which concept?
	A. data and instruct	ions are stored in a single read-write memory
	B. the contents of the	is memory are addressable by location
	C. execution occurs	in a sequential fashion
	D. all of the above	
3.	A sequence of codes or inst	ructions is called
	A. software	B. memory
	C. an interconnect	D. a register
4.	The processing required for	a single instruction is called a(n)cycle
	A. execute	B. fetch
	C. instruction	D. packet
5.	A(n)is generated b parity error.	y a failure such as power failure or memory
	A. I/O interrupt	B. hardware failure interrupt
	C timer interrunt	D program interrupt

6.	A(n)is generated by some condition that occurs as a result of an instruction execution.		
	A. timer interrupt	B. I/O interrupt	
	C. program interrupt	D. hardware failure interrupt	
7.	The interconnection structure must support which transfer?		
	A. memory to processor		
	B. processor to memory		
	C. I/O to or from memory		
	D. all of the above		
8.	A bus that connects major compute called a	er components (processor, memory, I/O) is	
	A. system bus	B. address bus	
	C. data bus	D. control bus	
9.	Theare used to designate the source or destination of the data on the data bus.		
	A. system lines	B. data lines	
	C. control lines	D. address lines	
10.	The data lines provide a path for moving data among system modules and are collectively called the		
	A. control bus	B. address bus	
	C. data bus	D. system bus	
11.	Ais the high-level set of rules for exchanging packets of data between devices.		
	A. bus	B. protocol	
	C. packet	D. QPI	

12. Each data path consists of a pair of wires (referred to as a transmits data one bit at a time.			
	A. lane	B. path	
	C. line	D. bus	
13.	13. Thereceives read and write requests from the software above the and creates request packets for transmission to a destination via the link layer.		
	A. transaction layer	B. root layer	
	C. configuration layer	D. transport layer	
14.	The TL supports which of the	e following address spaces?	
	A. memory		
	B. I/O		
	C. message		
	D. all of the above		
15. The QPIlayer is used to determine the course that a packet will traverse across the available system interconnects.			
	A. link	B. protocol	
	C. routing	D. physical	
SHOR	RT ANSWER		
1.	Aregister specifies write.	the address in memory for the next read or	
2.	Aregister contains the data to be written into memory of the data read from memory.		
3.	The most common classes of	interrupts are: program, timer, I/O and	
4.		nerated by a timer within the processor and to perform certain functions on a regularbasis.	

5.	A(n)interrupt is generated by an I/O controller to signal normal completion of an operation, request service from the processor, or to signal a variety of error conditions.
6.	Ainterrupt simply means that the processor can and will ignore that interrupt request signal.
7.	The collection of paths connecting the various modules is called thestructure.
8.	Ais a communication pathway connecting two or more devices.
9.	Thelines are used to control the access to and the use of the data and address lines.
10.	Bus lines can be separated into two generic types:and multiplexed.
11.	Withtiming the occurrence of one event on a bus follows and depends on the occurrence of a previous event.
12.	Withtransmission signals are transmitted as a current that travels down one conductor and returns on the other.
13.	The QPI link layer performs two key functions: flow control and control.
14.	Theis a popular high-bandwidth, processor-independent bus that can function as a mezzanine or peripheral bus.
15.	Thefunction is needed to ensure that a sending QPI entity does not overwhelm a receiving QPI entity by sending data faster than the receiver can process the data and clear buffers for more incoming data.